

EL169834744

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Semiconductor Device Encapsulators, Methods of
Encapsulating Semiconductor Devices and Methods
of Forming Electronic Packages**

* * * * *

INVENTORS

**Joseph M. Brand
Scott Gooch**

ATTORNEY'S DOCKET NO. MI22-986



1 Semiconductor Device Encapsulators, Methods of Encapsulating
2 Semiconductor Devices and
3 Methods of Forming Electronic Packages

4 **TECHNICAL FIELD**

5 The invention pertains to methods of encapsulating semiconductor
6 devices, such as, for example, methods of forming electronic packages,
7 as well as to encapsulator devices.

8

9 **BACKGROUND OF THE INVENTION**

10 Semiconductor chips are frequently connected to a circuit board
11 and subsequently encapsulated within a sealant compound to form a
12 sealed package during semiconductor device manufacture. Among the
13 methods that can be utilized for connecting chips to circuit boards are,
14 for example, wire bonding, flip chip, chip on board, and tape automated
15 bonding. All four methods can be followed by the application and
16 curing of one or more liquid encapsulants over the chips and nearby
17 circuitry. The cured encapsulants can protect the chips and their
18 associated electronic interconnections to the boards from physical
19 damage and ionic contamination.

20 The liquid encapsulants are typically applied by dispensing the
21 encapsulants to form a glob over one or more chips and their associated
22 electrical interconnections. Hence, the technology of providing such
23 encapsulants is frequently referred to by the term "glob-top"

1 encapsulation. The encapsulants can be provided as single globs over
2 single chips (so-called "single chip modules"), or as single globs
3 encompassing multi-chip units (so-called "multi-chip modules").

4 Glob-top encapsulation was originally introduced for consumer
5 packages such as, for example, video games, but the demand for
6 miniaturized circuitry led to the use of glob-top as a preferred assembly
7 method for many types of products including, for example, smart credit
8 cards, and microprocessor circuitry. Glob-top encapsulation technology
9 can enable manufacturers to make relatively thin devices, and also
10 enables many companies to produce packages with cost equal to or less
11 than conventional plastic packages. Typical glob-top compositions
12 include epoxy or silicone encapsulating resins which provide protection
13 against corrosion, vibration and mechanical stresses.

14 An exemplary automated process for applying a glob-top
15 encapsulant to a chip is as follows. First, an integrated circuit chip is
16 provided on a circuit board. The chip has exposed electrical leads (or
17 pads) provided in electrical contact with corresponding leads (or pads)
18 on the circuit board. The electrical connection can comprise, for
19 example, a wire bond comprising exposed gold wires connecting the
20 leads of the chip with those of the circuit board. Next, encapsulant is
21 pumped through a single syringe to form a glob over the chip and over
22 the electrical connections of the chip to the circuit board. Typically,
23 the single syringe is moved relative to the chip as the encapsulant is

1 provided. In one method, the syringe is first moved to dispense
2 encapsulant around a periphery of the chip and form a dam of
3 encapsulant material. The syringe is then moved over a center of the
4 chip to provide encapsulant onto the chip. The encapsulant provided
5 onto the chip is prevented from flowing beyond the periphery of the
6 chip by the dam that was initially provided. The encapsulant utilized
7 for the dam can be different than that provided over a center of the
8 chip. Specifically, the encapsulant utilized for forming the dam can be
9 a so-called "dam" encapsulant and that provided over the center of the
10 chip can be a so-called "fill" encapsulant. Dam encapsulants are
11 generally more viscous than fill encapsulants. After the encapsulant is
12 provided, it is cured by, for example, thermal processing to solidify the
13 encapsulant material.

14 A continuing goal in semiconductor processing is to increase speed
15 of semiconductor device fabrication. Accordingly, it would be desirable
16 to increase the speed with which chips are encapsulated.

17

18 **SUMMARY OF THE INVENTION**

19 In one aspect, the invention encompasses a method of
20 encapsulating a semiconductor device. A semiconductor device is
21 provided. A dispensing apparatus is provided proximate the
22 semiconductor device. The dispensing apparatus has a plurality of
23

1 orifices. A liquid encapsulating material is dispensed through the
2 plurality of orifices and over the semiconductor device.

3 In another aspect, the invention encompasses a method of forming
4 an electronic package. A circuit board comprising a circuit pattern is
5 electrically connected with a semiconductor device. A dispensing
6 apparatus is provided proximate the semiconductor device. The
7 dispensing apparatus has a plurality of dispensing orifices. A liquid
8 encapsulating material is dispensed through the plurality of orifices and
9 onto the semiconductor device. The encapsulating material is then
10 cured.

11 In yet another aspect, the invention encompasses a semiconductor
12 device encapsulator comprising a vessel configured for containing liquid
13 encapsulant material, and a liquid dispensing apparatus in fluid
14 communication with the vessel. The apparatus has a plurality of
15 dispensing orifices. At least one of the dispensing orifices is configured
16 for receipt over and within lateral confines of a semiconductor device
17 being encapsulated.

18

19

20

21

22

23

1 **BRIEF DESCRIPTION OF THE DRAWINGS**

2 Preferred embodiments of the invention are described below with
3 reference to the following accompanying drawings.

4 Fig. 1 is a diagrammatic, perspective view of a preliminary step
5 of a method of encapsulating semiconductor chips in accordance with
6 the present invention. Fig. 1 illustrates a circuit board and an
7 encapsulating material dispensing device.

8 Fig. 2 is a view of the Fig 1 encapsulating material dispensing
9 device shown along the line 2-2 of Fig. 1.

10 Fig. 3 is a fragmentary, exploded top view of a portion of the
11 Fig. 1 circuit board shown at a processing step subsequent to that of
12 Fig. 1.

13 Fig. 4 is a view of the Fig. 3 fragment shown at a processing step
14 subsequent to that of Fig. 3.

15 Fig. 5 is an exploded, fragmentary, top view of a portion of the
16 Fig. 1 circuit board processed according to an alternative method of the
17 present invention.

18 Fig. 6 is a view of the Fig. 5 fragment shown at a processing step
19 subsequent to that of Fig. 5.

20 Fig. 7 is a view of the Fig. 5 fragment shown at a processing step
21 subsequent to that of Fig. 6.

22 Fig. 8 is a diagrammatic, perspective view of a preliminary step
23 of a second embodiment method of encapsulating semiconductor chips

1 in accordance with the present invention. Fig. 8 illustrates a circuit
2 board and a second embodiment encapsulating material dispensing
3 device.

4 Fig. 9 is an exploded top view of a portion of the Fig. 8 circuit
5 board shown at a processing step subsequent to that of Fig. 8.

6 Fig. 10 is a view of the Fig. 9 circuit board shown at a
7 processing step subsequent to that of Fig. 9.

8 Fig. 11 is a view of the Fig. 9 circuit board shown at a
9 processing step subsequent to that of Fig. 10.

10

11 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

12 This disclosure of the invention is submitted in furtherance of the
13 constitutional purposes of the U.S. Patent Laws "to promote the
14 progress of science and useful arts" (Article 1, Section 8).

15 An encapsulant forming apparatus (encapsulator) 10 encompassed
16 by the present invention is described with reference to Fig. 1. Fig. 1
17 illustrates apparatus 10 positioned relative to a circuit board 12 having
18 semiconductor devices 14 positioned thereon. Semiconductor devices 14
19 can comprise, for example, integrated circuit chips. Semiconductor
20 devices 14 are in electrical connection with a circuit (not shown)
21 provided on or within circuit board 12. In the shown embodiment, the
22 electrical interconnection comprises wire bonding. Specifically, the
23 interconnection comprises wires 16 (only some of which are labeled)

1 which electrically connect nodes (not shown) provided on or within
2 semiconductor devices 14 with nodes (not shown) provided on or within
3 circuit board 12. Wires 16 can comprise, for example, thin gold wires.

4 Apparatus 10 comprises a plurality of orifices 20 connected to a
5 orifice support 22. Orifices 20 can comprise, for example, nozzles.
6 Orifices 20 are in fluid connection with an inlet 24, which in turn is in
7 fluid connection with a liquid encapsulant source 26. Inlet 24 can
8 comprise, for example, tubing that is chemically inert relative to the
9 liquid encapsulant material flowed through inlet 24. Source 26 can
10 comprise a vessel configured to contain a liquid encapsulant material.
11 In operation, liquid encapsulant is flowed from source 26, through
12 inlet 24, and out of orifices 20. The flow of liquid encapsulant
13 material can be powered by conventional methods, such as, for example,
14 a pump (not shown) provided between source 26 and inlet 24.
15 Additionally, valves can be provided between orifices 20 and source 26
16 to control flow of material out of orifices 20. In the shown
17 embodiment, all of orifices 20 are connected to a common source 26.
18 It is to be understood, however, that the invention encompasses
19 alternative embodiments wherein one or more of orifices 20 are
20 connected to a different encapsulant source than are others of
21 orifices 20. Utilization of different encapsulant sources can enable
22 different encapsulants to be flowed through different orifices.
23

1 Apparatus 10 can further comprise a table (not shown) configured to
2 retain circuit board 12 in precise alignment with orifices 20.

3 Fig. 2 is a view of apparatus 10 along the line 2-2 of Fig. 1.
4 Fig. 2 illustrates a preferred embodiment of apparatus 10 comprising
5 five outlet orifices 20. One of outlet orifices 20 is interiorly located
6 relative to the remaining four outlet orifices 20. Such interiorly located
7 outlet orifice 20 will provide encapsulant onto a semiconductor
8 device 14, while the remaining outlet orifices 20 provide encapsulant
9 around a periphery of semiconductor device 14. Such is illustrated in
10 Fig. 3, wherein a fragment of circuit board 12 is illustrated after
11 dispensing of an encapsulant material 30 through orifices 20 (Fig. 2).

12 The encapsulant material 30 in Fig. 3 is provided as a series of
13 five drops in locations corresponding to the locations of outlet
14 orifices 20 of Fig. 2. Such five drops comprise a single drop 31
15 interiorly located on semiconductor device 14, and four drops 33 around
16 a periphery of device 14. Drop 31 is from the interiorly located
17 dispensing orifice 20 received over and within lateral confines of the
18 semiconductor device 14 being encapsulated. Drops 33 are from
19 dispensing orifices 20 received outside of lateral confines of the
20 semiconductor device 14 being encapsulated.

21 The five separate drops of encapsulant material 30 can be formed,
22 for example, by simultaneously dispensing encapsulant material 30
23 through all five of orifices 20 (Fig. 2). Alternatively, the five drops can

1 be formed sequentially by dispensing encapsulant material non-
2 simultaneously through orifices 20. For instance, drops 33 at the
3 periphery of device 14 can be dispensed first to form a dam around
4 device 14, and subsequently interiorly located drop 31 can be dispensed
5 over device 14.

6 Referring to Fig. 4, the wafer fragment of Fig. 3 is illustrated
7 after further dispensing of liquid encapsulant material 30 from
8 orifices 20. Liquid encapsulant 30 now encapsulates an entirety of
9 semiconductor device 14 (shown in phantom) and the wires 16 (shown
10 in phantom). Encapsulant 30 thus forms a glob-top over semiconductor
11 device 14. Encapsulant 30 can next be cured by, for example, thermal
12 processing, to solidify encapsulant 30 into a protective coating adhered
13 over semiconductor device 14 and wires 16.

14 Fig. 5 illustrates an alternative method of the present invention
15 wherein encapsulant 30 is distributed about a periphery of semiconductor
16 device 14 prior to dispensing encapsulant 30 onto a central region of
17 semiconductor device 14. The dispense pattern of Fig. 5 can be formed
18 by, for example, utilizing the orifice arrangement of Fig. 2 and rotating
19 either support structure 22, circuit board 12, or both as encapsulant
20 material is dispensed from the peripherally located orifices 20.
21 Alternatively, the dispense pattern of Fig. 5 can be formed by utilizing
22 an apparatus 10 having a different orifice arrangement than that
23 illustrated in Fig. 2. Such different orifice arrangement could, for

1 example, correspond to a plurality of orifices arranged in a pattern
2 corresponding to that of the dispensed encapsulant shown in Fig. 5.

3 Referring to Fig. 6, the wafer fragment of Fig. 5 is illustrated
4 after provision of sufficient encapsulant to form a dam 32 around
5 semiconductor device 14.

6 Referring to Fig. 7, the circuit board fragment of Fig. 6 is shown
7 after provision of an encapsulant material within a center of dam 32
8 (Fig. 6) to overlay semiconductor device 14 (shown in phantom). The
9 encapsulant provided to overlay device 14 can be dispensed from one
10 or more interiorly located orifices of an encapsulant dispensing device
11 analogous to the device 10 of Figs. 1 and 2. The encapsulant provided
12 within the center of dam 32 can comprise the same encapsulant material
13 as that utilized for forming dam 32, or a different material. Utilization
14 of a different material can enable the material of dam 32 to have a
15 different viscosity than that utilized to overlay semiconductor device 14.
16 For instance, the material utilized for dam 32 can be a so-called "dam"
17 encapsulant and that utilized over device 14 can be a so-called "fill"
18 encapsulant.

19 After provision of encapsulant material over device 14, a glob 36
20 comprising the encapsulant material over device 14 and the material of
21 dam 32 (Fig. 6) is formed to encapsulate device 14 and the wires 16
22 extending to device 14. The encapsulated semiconductor device 14 and
23 circuit board 12 together comprise an electronic package.

1 A second embodiment encapsulant dispensing apparatus 50 is
2 described with reference to Fig. 8. Apparatus 50 comprises four spaced
3 sets (52, 54, 56 and 58) of dispensing orifices (52a, 54a, 56a and 58a)
4 configured as a linear array. Each of the orifice sets is in fluid
5 communication with a liquid encapsulant source 60. Orifice sets 52, 54,
6 56 and 58 can comprise, for example, the orifice configuration described
7 above with reference to the apparatus 10 of Figs. 1 and 2. It is noted
8 that the invention encompasses other embodiments (not shown) wherein
9 the spaced orifice sets are replaced with spaced single orifices. Also,
10 although each of the shown orifice sets comprises the same number and
11 arrangements of orifices, the invention encompasses other embodiments
12 (not shown) wherein some of the orifice sets comprise a different
13 number and/or arrangement of orifices than other orifice sets.

14 A circuit board 70 is shown in Fig. 8. Circuit board 70 comprises
15 semiconductor devices 72, 74, 76, 78, 82, 84, 86 and 88. Semiconductor
16 devices 72, 74, 76, and 78 form a first array of four devices, and
17 semiconductor devices 82, 84, 86 and 88 form a second array of four
18 devices. The array of dispensing orifice sets 52, 54, 56 and 58 is
19 provided such that each of the individual orifice sets 52, 54, 56 and 58
20 is in correspondence with individual semiconductor devices of the first
21 array of semiconductor devices. Specifically, orifice set 52 is in
22 correspondence with semiconductor device 72, orifice set 54 is in
23 correspondence with semiconductor device 74, orifice set 56 is in

1 correspondence with semiconductor device 76, and orifice set 58 is in
2 correspondence with semiconductor device 78.

3 Fig. 9 shows circuit board 70 after a liquid encapsulating
4 material 90 is dispensed through the orifices of sets 52, 54, 56 and 58.
5 Liquid encapsulant material 90 can be dispensed simultaneously through
6 all of orifice sets 52, 54, 56 and 58, or sequentially through one or
7 more of the sets. In the embodiment of Fig. 9, the encapsulant
8 material is provided around a periphery of each of semiconductor
9 devices 72, 74, 76 and 78, as well as over each of semiconductor devices
10 72, 74, 76 and 78. Such pattern is identical to that described above
11 with reference to Fig. 3. Variations of the encapsulant dispensing can
12 be conducted in accordance with variations discussed above with
13 reference to Figs. 3 and 5. Specifically, the encapsulant provided
14 around the peripheries of one or more devices 72, 74, 76 and 78 can
15 be provided prior to encapsulant being provided over one or more of
16 devices 72, 74, 76 and 78, or after such provision. Also, one or more
17 of orifices 52a, 54a, 56a and 58a can be moved relative to
18 semiconductor devices 72, 74, 76 and 78 during dispensing of
19 encapsulant material 90. Such moving can comprise either moving
20 circuit board 70 during the dispensing, moving one or more of orifice
21 sets 52, 54, 56 and 58 during the dispensing, or moving both circuit
22 board 70 and one or more of orifice sets 52, 54, 56 and 58 during the
23 dispensing.

1 Referring to Fig. 10, additional encapsulant 90 is provided relative
2 to semiconductor wafer 72, 74, 76 and 78 (shown in phantom) to form
3 globs of encapsulant which entirely encapsulate semiconductor devices
4 72, 74, 76 and 78.

5 Referring to Fig. 11, the array of orifice sets 52, 54, 56 and 58
6 (Fig. 8) is moved relative to circuit board 70 to align the array with
7 semiconductor devices 82, 84, 86 and 88. Subsequently, encapsulant 90
8 is flowed over semiconductor devices 82, 84, 86 and 88 to form
9 encapsulating globs over such devices. The movement of the array of
10 orifice sets, 52, 54, 56 and 58 relative to circuit board 70 can comprise,
11 for example, either moving orifice sets 52, 54, 56 and 58, moving circuit
12 board 70, or moving both orifice sets 52, 54, 56 and 58 and circuit
13 board 70.

14 In the shown embodiment of Figs. 8-11, all of orifices 52a, 54a,
15 56a and 58a dispense a common encapsulant material. However, it is
16 to be understood that the invention encompasses other embodiments
17 (not shown) wherein one or more of orifices 52a, 54a, 56a and 58a
18 dispense a different encapsulant from remaining orifices 52a, 54a, 56a
19 and 58a. Such alternative embodiments can comprise, for example,
20 utilizing a different encapsulant to form dams analogous to the dam 32
21 of Fig. 6 around one or more of semiconductive devices 72, 74, 76, 78,
22 82, 84, 86 and 88 prior to providing encapsulant on or over a center
23 of such devices.

1 In the above-discussed embodiments, the semiconductor devices
2 comprise rectangular shapes, and more specifically comprise square
3 shapes. However, it is to be understood that the invention encompasses
4 other embodiments wherein the semiconductor devices comprise other
5 shapes. The configuration of orifices utilized to provide encapsulant
6 relative to such other shaped semiconductor devices can be adapted to
7 provide encapsulant both around a periphery of the devices and over
8 the devices. Also, it is noted that although the above-described
9 drawings illustrate dispensing of encapsulant at peripheries of
10 semiconductor devices as well as over the devices, the invention
11 encompasses other embodiments (not shown) where an encapsulant is
12 dispensed only over a device, or only at a periphery of a device. In
13 such other embodiments the encapsulant can be dispensed and then
14 subsequently flowed from over the device to the periphery, or from the
15 periphery to over the device, so that both the device and the
16 interconnects at the device periphery are encapsulated.

17 In the embodiment shown in Figs. 8-11, the array of orifice
18 sets 52, 54, 56 and 58 is a linear array. However, the invention
19 encompasses other embodiments (not shown) wherein the array is non-
20 linear. For instance, the array could be a matrix. An exemplary matrix
21 comprises eight orifice sets configured in four columns having two rows
22 each.

23

1 In compliance with the statute, the invention has been described
2 in language more or less specific as to structural and methodical
3 features. It is to be understood, however, that the invention is not
4 limited to the specific features shown and described, since the means
5 herein disclosed comprise preferred forms of putting the invention into
6 effect. The invention is, therefore, claimed in any of its forms or
7 modifications within the proper scope of the appended claims
8 appropriately interpreted in accordance with the doctrine of equivalents.

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23